This work presents the design and implementation of a differential class C power amplifier (PA) in a 90nm CMOS technology, specified to be used in a IEEE802.15.4 low power transceiver. The design is based on a PA efficiency design flow implemented in MATLAB which enables to reach very good power efficiency figures. The method is validated com paring MATLAB predicted data and post-layout SpectreRF simulated results.
INTRODUCTION.
The quest for optimum performances in radio frequency (RF) circuits specially in terms of power efficiency and consump tion is a must in the highly demanding wireless applications arising nowadays. For RF transceivers, blocks as low noise amplifiers or power amplifiers could be very power-hungry devices if incorrectly designed; so reaching a good perfor mance will benefit the complete behaviour of the final sys tem. In this work we present the design of a Class C PA amplifier completely integrated, specified to be used in an IEEE802.15.4 2.40Hz transceiver. Class C PAs are suitable for this standard since it utilizes phase modulation. This work is based on a previous one, presented by the authors in [I] , where a methodical study of a Class C fully-integrated PA is presented, focused on obtaining high efficiency circuits. Based on that work, this article attempts to prove the util ity of the proposed approach designing an efficient differen tial PA, appropriate for a 2.40Hz low power transceiver. The technology used in this implementation is a standard 90nm 1.2V RF technology, with on-chip inductors included in its design kit. MATLAB ™ is used to develop the design tool and Cadence ™ to implement the design point chosen. Layout was carefully made to maintain the initial expected performance obtained by the design flow method. As the PA presented here is to be tested with an RF micro probe station, both input and output differential impedances, Rs and RL, were set to the standard value of 1000. This need implied the integration of differential matching networks. This paper is organized as follows. Section 2 discusses briefly the PA architecture used and the steps followed to de sign this block under the technique of [1] . Section 3 con cerns about the circuit implementation and the selection of the design point utilized. Section 4 presents post-layout sim ulations and compares the obtained performance with the ex pected one due to the MATLAB design tool. Finally Section 5 summarizes the conclusions. The scheme of the implemented differential PA is shown in Fig.l a. It comprises an input network followed by the PA active block and PA output network. The single-ended view of the circuit, depicted in Fig. 1 b, is detailed next. The ac tive block is the nMOS transistor MI n; the output network comprises the differential inductor Lout, capacitors Coutl and Cout2 and the output bias resistance Rbi as . The input match ing network adjusts the almost-completely imaginary part of the impedance seen from the transistors gate to the source impedance, considered to be Rs = 100rt The input network also fixes the DC gate voltage vgc of MI n through an in ductor Lin and a resistor Rin2.
PA Design Flow
For the sake of completeness in what follows we will sum marize the main steps of the procedure presented in [1] . This method considers not only the efficiency of the active block TJ MOS but also the efficiency of the output network TJ NW, combining them into a total PA efficiency TJ .
The IEEE802.15.4 standard sets the maximum output power, Pout, to the load, at a frequency fo � 2.45GHz and limits the emissions of the PA outside the bandwidth of inter est, specially setting the maximum power of second and third harmonics, P�;:� m and P��� m . Thus, these two specifications must go together with reaching high efficiency PA. Hereafter, we describe the main steps of the method.
Step 1: Start by extracting the data of the normalized MOS DC drain current i = I D / (W / L) versus gate and drain voltages, i = i(Va, VD). In this particular design the active transistor length L was fixed to the minimum available by the technology so as to reach the best frequency performance. i curves were obtained for a small set of widths as this charac teristic varies slightly with transistor size.
Step 2: Collect by simulation the characteristics of a wide set of inductors provided by the technology; obtaining their losses, modeled as a parallel resistance Rp, and their equiva lent inductances at the frequency fo.
Step 3: To transfer all the power available to the load and to filter the harmonics, an output network is used. If we as sume that this network is designed to transform the resistance RL at the PA output to the resistance RN W at the nMOS out put, and if the output filtered signal is a sine wave with a peak value of V out . the output power is
where Vf}F is the nMOS AC drain voltage.
The approximately-equal symbol of (1) indicates the in herent loss of the output network, mainly due to loss on the inductor. The highest power delivered to RL comes when fix ing V f}F to the highest value stood by the technology and ad justing the DC output voltage in order to have the highest ex cursion without making the transistor work in cut-off regime.
As in our case, the DC drain voltage V gc is generally fixed to almost half the maximum reachable drain voltage. In this 604 design VD(t) = VDD + Vf}F sin(wot), being vgc = VDD, Vf}F :S VDD and vBax(t) � 2VDD.
Step 4: Given thatva(t) = vgc+VgFsin(wot), choose a pair of values vgc and VgF, such that 0 :S va(t) :S 2VDD.
Step 5: The main hypothesis of this work is that the nor malized drain current of the transistor in each time interval i (t) is obtained by using the DC normalized current i versus (Va, VD) (from step 1), considering that Va is the instanta neous gate voltage va(t) at time t, for 0 :S t :S 1 / fo. Apply ing this hypothesis -having fixed V gc -and using the data of step 4, the normalized drain current in the time domain i (t) is calculated. Fourier series over this function resolve the DC, fundamental, second and third harmonic values of i (t): i D c , f l' f 2 and f 3 respectively.
Step 6: The efficiency of the active block is calculated as the ratio between the AC average power, PN W , delivered to the output network, and the total DC power, P D c :
Step 7: The lossy output network reduces the efficiency reached by the active block. To quantify this effect we define the network efficiency, TJ NW, as the ratio between Pout and the power delivered to the output network PN W . If P m iss is the misspent power in the network, basically dissipates at the parallel resistance Rp of the lossy inductor Lout, then
out -NW --'m iss 2RN W -2Rp .
Thus, from ( 3 ) network efficiency can be calculated as follows:
PN W PN W Rp
Finally, the PA total efficiency is:
For the desired output power Pout and for each synthesiz able inductor Lout, it is fixed the output network (i.e. Coutl and Cout2) as well as its parasitic Rp and its harmonic filter ing. Then, we can solve: (i) RN W from 3, (ii) PN W from (4); (iii) TJ from (5). Finally with the harmonics of the ac tive block calculated in step 5, a network which achieves the . d p 2nd d p3rd . h reqUIre harm an harm IS C osen.
Step 8: Transistor aspect ratio W / L is calculated by
I VRF
A knowing that PN W = � and from step 5, It is known, 
Following the method described upwards, it is possible to obtain, for all the valid range of (V gc ,v §F), a PA design space, i.e. efficiency, transistor currents, transistor widths, network sizing and harmonic filtering.
CIRCUIT IMPLEMENTATION.
Following the method of Section 2, a PA which fulfills the specifications of the IEEE802.15.4 standard in a 1.2V RF 90nm technology is designed. The specifications considered The cross indicates the position of final design as well as its output network component sizing.
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Summary of specifications
Rp> lkn P�;::m ::; -40dBc P���m ::; -20dBc "7 > 35% are listed in Table 1 . The voltages (V gc, V §F) are swept and all the PA characteristics previously mentioned are evaluated. Figure 2 shows the efficiency maps. As expected, the high est efficiency occurs when the PA goes from class A to class C (Vgc moves to zero and V §F raises). In Fig.3 and Fig.4 are displayed the maps of transistor width and output inductor The layout finally fabricated is depicted in Fig. 5 . The PA layout requires a very careful design in order to not to jeopar dize the good results obtained in the Matlab design. Therefore we need a set of iterations with post-layout simulations to re duce both parasitic resistances and capacitances as much as possible. In this design, this adjustment has been done after the election of the PA design point. The input network com ponent values were adjusted in the post-layout stage to reach the desired input differential impedance.
To achieve the expected input amplitude of 400m V at the gate, and due to the losses in the input network, the source input power is adjusted to -2.5dBm. For these settings the AC average power entering in the active block is Pin,PA S"! -24dBm. Post-layout Montecarlo simulations were also per formed; Fig. 6 shows the results for T) and Pout, which fulfills the specifications. In Table 2 post-layout simulations are pro vided. The circuit designed can be used in a transceiver for the IEEE 802.15.4 standard.
To provide a graphical example of the accuracy of the method utilized, the differential output voltage data obtained both with the Matlab procedure and with post-layout simu- lation is displayed in Fig. 7 . These results show very good agreement between predicted and simulated results,
COMPARISON WITH OTHER WORKS
In this section the results of our design are compared with other similar works utilizing the figure of merit presented in [2] , FOM = Pout· Gpowe r . P AE . 16; where P AE = Ti -PinPA/ PDC is our PA efficiency corrected by the PA input power. This way, we consider jointly the output power achieved at the load, the power gain of the amplifier Gpow = lOlog( Pout PA / Pin PA) and the efficiency reached. As listed in Table 3 , our design reaches a very good FOM respect to the others ( with the consideration that this comparison is made between experimental measurements provided by other works and our post-layout simulations).
CONCLUSIONS
We present a compatible IEEE802.15. 
